Tenstorrent, the Toronto-based chip company led by veteran semiconductor architect Jim Keller, has partnered with Singapore’s ...
Once a hyperscaler or a cloud builder gets big enough, it can afford to design custom compute engines that more precisely ...
Shenzhen Business News • Read Creation Client Zhuhai CorrespondentFang Liangteng. On September 19, an industry event focused ...
A new technical paper titled “Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions” was ...
As the report points out, citing Adlkofer, once RISC-V chips enter mass production in 2028–2029, the share of RISC-V–based processing units in vehicles could become very large after 2035, as demand ...
EMASS, a subsidiary of Nanoveu, has introduced the ECS-DoT, a 22nm microprocessor designed to bring milliWatt-scale intelligence directly to edge and IoT device ...
SiFive’s Intelligence Gen 2 RISC-V IP portfolio combines scalar, vector, and matrix compute to accelerate AI workloads.
This week at the AI Infra Summit, the RISC-V chip designer revealed its second generation of Intelligence cores, including ...
While COHR appears attractively valued with a forward 12-month P/E of 22.26X versus its median of 26.29X, ARM's higher ...
The Fenghua No. 3 is based on the open-source RISC-V architecture, with inputs from the OpenCore Institute's Nanhu V3 project. The new design is expected to ...
CHERI is seen as representing a transformative hardware security architecture that’s been designed to mitigate memory safety ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback